Verilog — A Practice Approach

Backup of talk on 3/22/2024 from https://ccsgeeks.github.io/

There is a typo in the code block above. It should be:

mem = 1    // 1
mem += 1   // 3
mem = 0    // 0
mem -= 1   // 2